Discretized DLGN on FPGA (Terasic DE0 / Cyclone-III) 2.38M samples/s throughput, ~420ns latency, ~155mW. Verilog from trained logic model.