Converting a Trained Model to Verilog: Notes

Quick notes from a hardware-first deployment pipeline: why fixed-point, choosing widths, module partitioning, timing/power gotchas, and a testbench checklist that saved me hours.